Downloadable Content

open in viewer

Sub-Picosecond-Jitter_Clock_Generation_for_Interleaved_ADC_with_Delay-Locked-Loop_in_28nm_CMOS.pdf Public

File Details

Depositor
Ostapowicz-Critz, Lori J
Date Uploaded
Date Modified
2024-01-03
Fixity Check
Fixity checks have not yet been run on this object
Characterization
File Format: pdf (PDF/A)
Page Count: 4
File Size: 1066981
Original Checksum: 7118995099686e90a8ae5578bc45dcdf
Mime Type: application/pdf
User Activity Date
User Ostapowicz-Critz, Lori J has attached Sub-Picosecond-Jitter_Clock_Generation_for_Interleaved_ADC_with_Delay-Locked-Loop_in_28nm_CMOS.pdf to Sub-picosecond-jitter clock generation for interleaved ADC with Delay-Locked-Loop in 28nm CMOS January 3rd, 2024 10:35
User Ostapowicz-Critz, Lori J has updated Sub-Picosecond-Jitter_Clock_Generation_for_Interleaved_ADC_with_Delay-Locked-Loop_in_28nm_CMOS.pdf January 3rd, 2024 10:35

Permanent link to this page: https://digital.wpi.edu/show/bk128f86j