FPGA-Based Co-processor for Singular Value Array Reconciliation Tomography

A Thesis
Submitted to the Faculty
of the
WORCESTER POLYTECHNIC INSTITUTE
in partial fulfillment of the requirements for the
Degree of Master of Science
in
Electrical and Computer Engineering
by

Jack W. Coyne

October 2007

APPROVED:
Professor R. James Duckworth, Major Advisor
Professor David Cyganski, Committee Member
Professor John A. Orr, Committee Member