System Security Metrics via Power Simulation for VLSI Designs
PublicContenu téléchargeable
open in viewerPower side-channel attacks are a growing concern as they allow attackers to extract sensitive information from digital systems with low-cost equipment and minimal knowledge about a device’s inner functions. Though countermeasures are available to ASIC designers, these do not completely guarantee side-channel security, and therefore must be validated in the lab post-fabrication. The goal of this project is to verify the efficacy of simulation tools PSCARE & GLIFT to perform simulated power side-channel attacks upon such designs. Verification will be done via comparison of simulations of Advanced Encryption Standard to corresponding measurements of physical implementations on a SASEBO. Successful verification will allow for simulation of power side-channel information leakage at design-time.
- This report represents the work of one or more WPI undergraduate students submitted to the faculty as evidence of completion of a degree requirement. WPI routinely publishes these reports on its website without editorial or peer review.
- Creator
- Publisher
- Identifier
- E-project-102813-144708
- Advisor
- Year
- 2013
- Center
- Sponsor
- Date created
- 2013-10-28
- Resource type
- Major
- Rights statement
Relations
- Dans Collection:
Contenu
Articles
La vignette | Titre | Visibilité | Embargo Release Date | actes |
---|---|---|---|---|
SystemSecurityMetricsMQP_HH.pdf | Public | Télécharger |
Permanent link to this page: https://digital.wpi.edu/show/pn89d8098