Skip to Content
Toggle navigation
Home
Browse
Browse by Collection
Browse by Project Center
Browse Exhibits
About
Help
Explore, Discover, Share
Search
Advanced search
Search Constraints
Start Over
Filtering by:
Committee
Sunar, Berk
Remove constraint Committee: Sunar, Berk
« Previous |
1
-
10
of
50
|
Next »
Sort by relevance
relevance
date uploaded ▼
date uploaded ▲
date modified ▼
date modified ▲
Number of results to display per page
10 per page
10
per page
20
per page
50
per page
100
per page
View results as:
List
Gallery
Masonry
Slideshow
Search Results
Towards Automated Analysis of Microarchitectural Attacks using Machine Learning
Keyword:
Microarchitectural Security
,
Machine Learning
,
Deep Learning
,
Side-Channel Attacks
,
Cloud Security
, and
Cache Attacks
Creator:
Gulmezoglu, Berk
Advisor:
Eisenbarth, Thomas
and
Sunar, Berk
Publisher:
Worcester Polytechnic Institute
Date Created:
2020-07-15
Resource Type:
Dissertation
Degree:
PhD
Unit (Department):
Electrical & Computer Engineering
µLeech: A Side-Channel Evaluation Platform for Next Generation Trusted Embedded Systems
Keyword:
Performance
,
Security
,
Verification
, and
Design
Creator:
Moukarzel, Michael A
Advisor:
Sunar, Berk
Publisher:
Worcester Polytechnic Institute
Date Created:
2015-09-10
Resource Type:
Thesis
Degree:
ME
Unit (Department):
Electrical & Computer Engineering
New Approaches for Efficient Fully Homomorphic Encryption
Keyword:
large integer multiplier
,
Fully homomorphic encryption
, and
fhe hardware design
Creator:
Doroz, Yarkin
Advisor:
Sunar, Berk
Publisher:
Worcester Polytechnic Institute
Date Created:
2017-06-14
Resource Type:
Dissertation
Degree:
PhD
Unit (Department):
Electrical & Computer Engineering
Chaos in Memory: A Comprehensive Analysis of Register and Stack Variable Corruption
Keyword:
Memory
,
Stack
,
Hardware Security
, and
Rowhammer
Creator:
Adiletta, Andrew
Advisor:
Sunar, Berk
Publisher:
Worcester Polytechnic Institute
Date Created:
2023-08-25
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Software-Induced Fault Attacks on Post-Quantum Signature Schemes
Keyword:
Microarchitectural Attacks
,
Post-Quantum Cryptography
,
Lattice-based Cryptography
,
Rowhammer Attack
,
Fault Attacks
, and
Multivariate Cryptography
Creator:
Islam, Saad
Advisor:
Sunar, Berk
Publisher:
Worcester Polytechnic Institute
Date Created:
2022-01-12
Resource Type:
Dissertation
Degree:
PhD
Unit (Department):
Electrical & Computer Engineering
Side-channel Testing Infrastructures in Preand Post-Silicon Settings
Keyword:
Hardware security
,
Side-channel attacks
,
Leakage assessment
, and
Side-channel testing
Creator:
Eren, Ramazan Kaan
Advisor:
Schaumont, Patrick R.
Publisher:
Worcester Polytechnic Institute
Date Created:
2022-04-20
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Design and Evaluation of Bit-sliced Neural Network and Post-Quantum Implementations
Keyword:
Software Acceleration
,
Bit-slicing
,
Lattice-Based Post-Quantum Cryptography
,
Neural Networks
,
Electromagnetic Fault Injection Attacks
, and
Fault Countermeasures
Creator:
Singh, Richa
Advisor:
Schaumont, Patrick R.
Publisher:
Worcester Polytechnic Institute
Date Created:
2022-04-27
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Internal Cognitive Assurance Model for Autonomous Robotic Systems (ICAMARS)
Keyword:
Security
,
Vulnerability
,
Internal Assurance Model
,
Trust Metrics
,
Autonomous Robotic Systems
, and
Bayesian Networks
Creator:
Diluoffo, Vincenzo
Advisor:
Sunar, Berk
and
Michalson, William R.
Publisher:
Worcester Polytechnic Institute
Date Created:
2020-05-04
Resource Type:
Dissertation
Degree:
PhD
Unit (Department):
Robotics Engineering
Hardware Simulation of Embedded Software Fault Attacks: How to SimpliFI Processor Fault Vulnerability Evaluation
Keyword:
Software Vulnerability Evaluation
,
Fault Injection
, and
Hardware Simulation
Creator:
Grycel, Jacob T.
Advisor:
Schaumont, Patrick R.
Publisher:
Worcester Polytechnic Institute
Date Created:
2021-04-20
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
A Reinforcement Learning Approach To Optimize the MLC Prefetcher Aggressiveness at Run-Time
Keyword:
Computer Architecture
,
Mid-Level Cache Prefetchers
,
Run-Time Performance Tuning
,
Q-learning
,
Reinforcement Learning
, and
Hardware Optimization
Creator:
Adiletta, Matthew J.
Advisor:
Sunar, Berk
,
Shue, Craig A.
, and
Doroz, Yarkin
Publisher:
Worcester Polytechnic Institute
Date Created:
2021-05-06
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
« Previous
Next »
1
2
3
4
5
Toggle facets
Limit your search
Collections
PhD Dissertations
30
Masters Theses
20
Year
Year range begin
–
Year range end
Current results range from
2001
to
2023
View distribution
Creator
Adiletta, Andrew
1
Adiletta, Matthew J.
1
Akdemir, Kahraman D.
1
Akgul, Ferit Ozan
1
Baktir, Selcuk
1
more
Creators
»
Advisor
Doroz, Yarkin
1
Eisenbarth, Thomas
6
Huang, Xinming
5
Lou, Wenjing
4
Martin, William J.
1
more
Advisors
»
Contributor
Alavi, Bardia
2
Batina, Lejla
1
Brown D. Richard, III
2
Brown, Donald R.
1
Burleson, Wayne
3
more
Contributors
»
Unit (Department)
Computer Science
1
Electrical & Computer Engineering
48
Robotics Engineering
1
Publisher
Worcester Polytechnic Institute
50
Resource type
Dissertation
30
Thesis
20
License
https://creativecommons.org/licenses/by/4.0/
1
