Skip to Content
Toggle navigation
Home
Browse
Browse by Collection
Browse by Project Center
Browse Exhibits
About
About Us
Help
Login
Explore, Discover, Share
Search
Advanced search
Search Constraints
Start Over
Filtering by:
Sponsor sim
Analog Devices Inc
Remove constraint Sponsor sim: Analog Devices Inc
Year
2019
Remove constraint Year: 2019
1
entry found
Sort by relevance
relevance
date uploaded ▼
date uploaded ▲
date modified ▼
date modified ▲
Number of results to display per page
10 per page
10
per page
20
per page
50
per page
100
per page
View results as:
List
Gallery
Masonry
Slideshow
Download search results to .CSV file
Search Results
Add to Category
Remove From Category
Sub-Picosecond Jitter Clock Generation for Time Interleaved Analog to Digital Converter
Keyword:
Jitter
,
Clock Generation
,
Delay Line
,
Delay-Locked Loop
, and
Interleaved ADC
Creator:
Gong, Jianping
Advisor:
McNeill, John A.
Publisher:
Worcester Polytechnic Institute
Date Created:
2019-08-08
Resource Type:
Dissertation
Degree:
PhD
Unit (Department):
Electrical & Computer Engineering
Toggle facets
Limit your search
Collections
PhD Dissertations
1
Year
2019
[remove]
1
Creator
Gong, Jianping
1
Advisor
McNeill, John A.
1
Contributor
Coln, Michael
1
Guler, Ulkuhan
1
McNeill, John A.
1
Unit (Department)
Electrical & Computer Engineering
1
Publisher
Worcester Polytechnic Institute
1
Resource type
Dissertation
1
