Index Catalog // Hyrax

Remover filtros

Filtragem por: Editor IEEE Year 2016

Sub-picosecond-jitter clock generation for interleaved ADC with Delay-Locked-Loop in 28nm CMOS

O Criador:

Li, Sulin, Gong, Jianping, and McNeill, John A.

Editor:

IEEE

Resource Type:

Conference Proceeding