Index Catalog // 蹄兔

清除筛选

筛选: 关键词 hardware accelerator

FPGA-Based Co-processor for Singular Value Array Reconciliation Tomography

关键词:

hardware accelerator, FPGA, digital signal processing, and SVD

创造者:

Coyne, Jack W

Advisor:

Duckworth, R. James

出版者:

Worcester Polytechnic Institute

创建日期:

2007-09-05

Resource Type:

Thesis

Degree:

MS

Unit (Department):

Electrical & Computer Engineering