Skip to Content
Toggle navigation
Home
Browse
Browse by Collection
Browse by Project Center
Browse Exhibits
About
About Us
Help
Login
Explore, Discover, Share
Search
Advanced search
Search Constraints
Start Over
Filtering by:
Creator
Coyne, Jack W
Remove constraint Creator: Coyne, Jack W
1
entry found
Sort by relevance
relevance
date uploaded ▼
date uploaded ▲
date modified ▼
date modified ▲
Number of results to display per page
10 per page
10
per page
20
per page
50
per page
100
per page
View results as:
List
Gallery
Masonry
Slideshow
Download search results to .CSV file
Search Results
Add to Category
Remove From Category
FPGA-Based Co-processor for Singular Value Array Reconciliation Tomography
Keyword:
hardware accelerator
,
FPGA
,
digital signal processing
, and
SVD
Creator:
Coyne, Jack W
Advisor:
Duckworth, R. James
Publisher:
Worcester Polytechnic Institute
Date Created:
2007-09-05
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Toggle facets
Limit your search
Collections
Masters Theses
1
Year
2007
1
Creator
Coyne, Jack W
[remove]
1
Advisor
Duckworth, R. James
1
Contributor
Cyganski, David
1
Duckworth, R. James
1
Orr, John
1
Unit (Department)
Electrical & Computer Engineering
1
Publisher
Worcester Polytechnic Institute
1
Resource type
Thesis
1
