Skip to Content
Toggle navigation
首页
Browse
Browse by Collection
Browse by Project Center
Browse Exhibits
About
About Us
Help
登录
Explore, Discover, Share
转到
Advanced search
搜索条件
清除筛选
筛选:
创造者
Adiletta, Matthew J.
删除限定条件 创造者: Adiletta, Matthew J.
1
-
2
共
2
按 relevance 排序
relevance
date uploaded ▼
date uploaded ▲
date modified ▼
date modified ▲
每页显示结果数
10 每页
10
每页
20
每页
50
每页
100
每页
以如下方式察看搜索结果:
列表
图片式展示
砌体式展示
幻灯式展示
Download search results to .CSV file
搜索结果
Add to Category
Remove From Category
A Reinforcement Learning Approach To Optimize the MLC Prefetcher Aggressiveness at Run-Time
关键词:
Computer Architecture
,
Mid-Level Cache Prefetchers
,
Run-Time Performance Tuning
,
Q-learning
,
Reinforcement Learning
, and
Hardware Optimization
创造者:
Adiletta, Matthew J.
Advisor:
Sunar, Berk
,
Shue, Craig A.
, and
Doroz, Yarkin
出版者:
Worcester Polytechnic Institute
创建日期:
2021-05-06
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Prefetcher Optimization
关键词:
Performance
,
Q-learning
,
Cache Memory
,
Reinforcement Learning
,
Optimization
, and
Cache Prefetching
创造者:
Adiletta, Matthew J.
Advisor:
Sunar, Berk
and
Shue, Craig A.
出版者:
Worcester Polytechnic Institute
创建日期:
2020-12-07
Resource Type:
Major Qualifying Project
Toggle facets
限定搜索
Collections
Major Qualifying Projects
1
Masters Theses
1
Year
Year range begin
–
Year range end
Current results range from
2020
to
2021
View distribution
创造者
Adiletta, Matthew J.
[remove]
2
Advisor
Doroz, Yarkin
1
Shue, Craig A.
2
Sunar, Berk
2
Contributor
Doroz, Yarkin
1
Shue, Craig A.
1
Sunar, Berk
1
Major
Electrical & Computer Engineering
1
Unit (Department)
Electrical & Computer Engineering
1
出版者
Worcester Polytechnic Institute
2
学科
Computing
1
Innovation
1
资源类型
Major Qualifying Project
1
Thesis
1