Skip to Content
Toggle navigation
Accueil
Browse
Browse by Collection
Browse by Project Center
Browse Exhibits
About
About Us
Help
S'identifier
Explore, Discover, Share
Aller
Advanced search
Recherche
Effacer les filtres
Filtrage par:
Créateur
Adiletta, Matthew J.
Supprimer la restriction Créateur: Adiletta, Matthew J.
1
-
2
sur
2
Trier par relevance
relevance
date uploaded ▼
date uploaded ▲
date modified ▼
date modified ▲
Nombre de résultats à afficher par page
10 par page
10
par page
20
par page
50
par page
100
par page
Affichage:
Liste
Galerie
Mosaïque
Diaporama
Résultats de recherche
A Reinforcement Learning Approach To Optimize the MLC Prefetcher Aggressiveness at Run-Time
Mot-clé:
Computer Architecture
,
Mid-Level Cache Prefetchers
,
Run-Time Performance Tuning
,
Q-learning
,
Reinforcement Learning
, and
Hardware Optimization
Créateur:
Adiletta, Matthew J.
Advisor:
Sunar, Berk
,
Shue, Craig A.
, and
Doroz, Yarkin
Éditeur:
Worcester Polytechnic Institute
date créée:
2021-05-06
Resource Type:
Thesis
Degree:
MS
Unit (Department):
Electrical & Computer Engineering
Prefetcher Optimization
Mot-clé:
Performance
,
Q-learning
,
Cache Memory
,
Reinforcement Learning
,
Optimization
, and
Cache Prefetching
Créateur:
Adiletta, Matthew J.
Advisor:
Sunar, Berk
and
Shue, Craig A.
Éditeur:
Worcester Polytechnic Institute
date créée:
2020-12-07
Resource Type:
Major Qualifying Project
Toggle facets
Limiter votre recherche
Collections
Major Qualifying Projects
1
Masters Theses
1
Year
Year range begin
–
Year range end
Current results range from
2020
to
2021
View distribution
Créateur
Adiletta, Matthew J.
[remove]
2
Advisor
Doroz, Yarkin
1
Shue, Craig A.
2
Sunar, Berk
2
Contributor
Doroz, Yarkin
1
Shue, Craig A.
1
Sunar, Berk
1
Major
Electrical & Computer Engineering
1
Unit (Department)
Electrical & Computer Engineering
1
Éditeur
Worcester Polytechnic Institute
2
Assujettir
Computing
1
Innovation
1
Type de ressource
Major Qualifying Project
1
Thesis
1