Index Catalog // Digital WPI

Start Over

Filtering by: Advisor Eisenbarth, Thomas Unit (Department) Computer Science

Implicit Cache Lockdown on ARM: An Accidental Countermeasure to Cache-Timing Attacks

Keyword:

cache-timing, cross-core, cache, ARM, Security, Countermeasure, lockdown, and side-channel

Creator:

Green, Marc

Advisor:

Eisenbarth, Thomas

Publisher:

Worcester Polytechnic Institute

Date Created:

2017-01-20

Resource Type:

Thesis

Degree:

MS

Unit (Department):

Computer Science
Side-Channel Attacks on Intel SGX: How SGX Amplifies The Power of Cache Attack

Keyword:

trusted execution environment, side-channel, Attack, SGX, cache attack, Security, Cryptography, key recovery, AES, TEE, T-Table, and cache

Creator:

Moghimi, Ahmad

Advisor:

Eisenbarth, Thomas

Publisher:

Worcester Polytechnic Institute

Date Created:

2017-04-27

Resource Type:

Thesis

Degree:

MS

Unit (Department):

Computer Science